

In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

1 1. (Currently Amended) A method of exporting from a data
2 processor an emulation parameter value indicative of a data
3 processing operation performed by the data processor, comprising:
4 providing the parameter value as a plurality of digital bits;
5 detecting a condition wherein the bits of a first group within
6 the plurality of bits of said parameter value all have the same bit
7 value and a predetermined bit within a second group of the
8 plurality of bits of said parameter value has a bit value equal to
9 the bit value of the bits of the first group; and
10 in response to detection of said condition, outputting from
11 the data processor via terminals thereof only the second group of
12 bits of said parameter value without outputting the first group of
13 bits of said parameter value.

1 2. (Currently Amended) The method of Claim 1, including
2 receiving only the second group of bits of said parameter value
3 externally of the data processor, and recreating the first group of
4 bits of said parameter value based on the bit value of said
5 predetermined bit.

1 3. (Currently Amended) The method of Claim 1, wherein the
2 first group of bits of said parameter value includes at least one
3 byte, the second group of bits of said parameter value includes at
4 least one byte, and the predetermined bit is a most significant bit
5 of said at least one byte of the second group of bits of said
6 parameter value.

1 4. (Currently Amended) The method of Claim 1, wherein the
2 second group of bits of said parameter value includes a plurality
3 of bytes and the predetermined bit is a most significant bit of one
4 of the bytes of the second group of bits of said parameter value.

1 5. (Currently Amended) The method of Claim 4, wherein said
2 one byte of the second group of bits of said parameter value is a
3 most significant byte of the second group of bits of said parameter
4 value.

1 6. (Original) The method of Claim 1, wherein said emulation
2 parameter value is a program counter value.

1 7. (Original) The method of Claim 1, wherein said emulation
2 parameter value is a memory address value.

1 8. (Original) The method of Claim 1, wherein said emulation
2 parameter value is a memory data value.

1 9. (Currently Amended) The method of Claim 1, wherein said
2 bit value of said predetermined bit and said bits of said first
3 group of said parameter value is 1.

1 10. (Currently Amended) The method of Claim 1, wherein said
2 bit value of said predetermined bit and said bits of said first
3 group of said parameter value is 0.

1 11. (Currently Amended) An integrated circuit, comprising:
2 a data processor for performing data processing operations;
3 a plurality of terminals for outputting information;
4 an apparatus for exporting from said integrated circuit an
5 emulation parameter value indicative of a data processing operation

6 performed by said data processor, including an input coupled to
7 said data processor for receiving said parameter value as a
8 plurality of digital bits;

9 said apparatus including an evaluator coupled to said input
10 for detecting a condition wherein the bits of a first group within
11 the plurality of bits of said parameter value all have the same bit
12 value and a predetermined bit within a second group of the
13 plurality of bits of said parameter value has a bit value equal to
14 the bit value of the bits of said first group of bits of said
15 parameter value, said evaluator operable for providing condition
16 information which indicates that said condition has been detected;
17 and

18 said apparatus including a compression determiner coupled to
19 said evaluator and said terminals and said input, said compression
20 determine responsive to said condition information for outputting
21 via said terminals only the second group of bits of said parameter
22 value without outputting the first group of bits of said parameter
23 value.

1 12. (Currently Amended) The integrated circuit of Claim 11,
2 wherein the first group of bits of said parameter value includes at
3 least one byte, the second group of bits of said parameter value
4 includes at least one byte, and the predetermined bit is a most
5 significant bit of said at least one byte of the second group of
6 bits of said parameter value.

1 13. (Currently Amended) The integrated circuit of Claim 11,
2 wherein the second group of bits of said parameter value includes a
3 plurality of bytes and the predetermined bit is a most significant
4 bit of one of the bytes of the second group of bits of said
5 parameter value.

1 14. (Currently Amended) The integrated circuit of Claim 13,
2 wherein said one byte of the second group of bits of said parameter
3 value is a most significant byte of the second group of bits of
4 said parameter value.

1 15. (Original) The integrated circuit of Claim 11, wherein
2 said emulation parameter value is one of a program counter value, a
3 memory address value and a memory data value.

1 16. (Currently Amended) The integrated circuit of Claim 11,
2 wherein said bit value of said predetermined bit and said bits of
3 said first group of bits of said parameter value is 1.

1 17. (Currently Amended) The integrated circuit of Claim 11,
2 wherein said bit value of said predetermined bit and said bits of
3 said first group of bits of said parameter value is 0.

1 18. (Currently Amended) A data processing system, comprising:
2 an integrated circuit, including a data processor for
3 performing data processing operations;
4 an emulation controller coupled to said integrated circuit for
5 controlling emulation operation of said data processor;
6 said integrated circuit including an apparatus coupled between
7 said data processor and said emulation controller for exporting
8 from said integrated circuit an emulation parameter value
9 indicative of a data processing operation performed by said data
10 processor, said apparatus including an input coupled to said data
11 processor for receiving said parameter value as a plurality of
12 digital bits;
13 said apparatus including an evaluator coupled to said input
14 for detecting a condition wherein the bits of a first group within
15 the plurality of bits of said parameter value all have the same bit

16 value and a predetermined bit within a second group of the
17 plurality of bits of said parameter value has a bit value equal to
18 the bit value of the bits of said first group, said emulator
19 operable for providing condition information which indicates that
20 said condition has been detected; and

21 said integrated circuit including a plurality of terminals
22 coupled to said emulation controller for outputting information to
23 said emulation controller, and said apparatus including a
24 compression determiner coupled to said evaluator and said terminals
25 and said input, said compression determiner responsive to said
26 condition information for outputting to said emulation controller,
27 via said terminals, only the second group of bits of said parameter
28 value without outputting the first group of bits of said parameter
29 value.

1 19. (Original) The system of Claim 18, including a
2 man/machine interface coupled to said emulation controller for
3 permitting a user to communicate with said emulation controller.

1 20. (Original) The system of Claim 19, wherein said
2 man/machine interface includes one of a visual interface and a
3 tactile interface.